Posts: 63
Threads: 7
Joined: Sep 2026
Reputation:
0
This keeps coming up in conversation so I figured I'd start a thread.
It feels like the conversation has shifted hard toward inference and serving details lately, and honestly that makes sense once you start dealing with consumer GPUs.
Wondering if this is just where the whole space is heading now.
I care more about stability than squeezing the last possible tokens/sec out of it.
Posts: 73
Threads: 5
Joined: Aug 2026
Reputation:
0
Appreciate the detail. The pattern around INT4 has been pretty similar for me.
Posts: 73
Threads: 6
Joined: Sep 2026
Reputation:
0
Not sure I agree there. I get why that seems right, but on 4090 the bottleneck felt elsewhere. Worth testing the simpler explanation before adopting the more interesting one.
Posts: 48
Threads: 4
Joined: Aug 2026
Reputation:
0
Interesting, I hadn't tried that. I ended up in about the same place using TensorRT-LLM. I got better results once I stopped chasing one metric and just looked at whether the workflow felt usable.
Posts: 68
Threads: 10
Joined: Sep 2026
Reputation:
0
That matches what I was seeing. The pattern around tail latency has been pretty similar for me. The biggest change for me was simplifying the stack instead of adding one more optimization layer.
Posts: 48
Threads: 4
Joined: Aug 2026
Reputation:
0
I hit almost the same issue last night.
There are a few different conversations hiding inside this thread, so being explicit about the goal helps.
Posts: 63
Threads: 7
Joined: Sep 2026
Reputation:
0
that fixed it for me too.
Posts: 199
Threads: 27
Joined: Sep 2026
Reputation:
0
I don't think that's the whole story. I've seen people blame batch size when the real issue was much more mundane.
M3 Max • MLX • local-first