PCIe lane weirdness with inference loads for Mixtral

[cudapoint]

Thanks, that helps. The pattern around VRAM headroom has been pretty similar for me. I got better results once I stopped chasing one metric and just looked at whether the workflow felt usable.