PCIe lane weirdness with inference loads: early impressions

[orbitbench6]

Thought I'd post a small recipe because a lot of threads ask similar things.

I don't think that's the whole story. I wouldn't optimize around that first. On my side the bigger swing came from the runtime and not the model. Not saying you're wrong, just that I wouldn't lock that in as the lesson yet.