PCIe lane weirdness with inference loads

[dockkite69]

Spent some time on this today and wanted to compare notes.

I'm comparing two approaches here: keep it simple on A6000, or squeeze more out of the stack and deal with the complexity.

Trying to avoid rebuilding the whole thing twice.