PCIe lane weirdness with inference loads

[macrostack69]

Posting this in case it saves someone else a little time.

That matches what I was seeing. That matches what I saw on B200. The biggest change for me was simplifying the stack instead of adding one more optimization layer.