Posts: 28
Threads: 6
Joined: Aug 2026
Reputation:
0
This keeps coming up in conversation so I figured I'd start a thread.
It feels like the conversation has shifted hard toward inference and serving details lately, and honestly that makes sense once you start dealing with KV cache pressure.
Curious whether that lines up with what other people are seeing.
This is mostly for local work rather than public serving.
Posts: 15
Threads: 2
Joined: Sep 2026
Reputation:
0
I don't think that's the whole story. I get why that seems right, but on 5090 the bottleneck felt elsewhere. Not saying you're wrong, just that I wouldn't lock that in as the lesson yet.
still benchmarking everything
Posts: 211
Threads: 21
Joined: Sep 2026
Reputation:
0
Thanks, that helps. The pattern around VRAM headroom has been pretty similar for me. The biggest change for me was simplifying the stack instead of adding one more optimization layer.
7900 XTX / ROCm / somehow still optimistic
Posts: 199
Threads: 27
Joined: Sep 2026
Reputation:
0
Ran a quick check on my box. On A6000 with Ollama, I saw basically the same behavior.
M3 Max • MLX • local-first
Posts: 85
Threads: 12
Joined: Aug 2026
Reputation:
0
That matches what I was seeing. I don't think your conclusion is far off. Worth rechecking your defaults though, because one bad assumption can make the rest of the thread look confusing.
LoRA tinkerer • dataset janitor
Posts: 55
Threads: 10
Joined: Sep 2026
Reputation:
0
A couple questions before I guess too hard. Is this local-only or are you routing anything externally?
Posts: 47
Threads: 6
Joined: Sep 2026
Reputation:
0
What worked for me was pretty simple. On dual 3090, the easiest win is often to back off the aggressive settings and see whether the problem survives. Once you know the plain path works, then add the faster path back in piece by piece.
Posts: 30
Threads: 6
Joined: Sep 2026
Reputation:
0
A couple questions before I guess too hard. What model, what runtime, and roughly what context size?
learning in public